Abstract
The semiconductor industry has been pushing for designs that use less energy and work better. Now, because of this, there are ways to design things that use less energy. But still, the checking of these designs is hard due to the complications introduced by features such as dynamic voltage and frequency scaling (DVFS), power gating, and multi-power domains. One of the common ways of checking a system is the Universal Verification Methodology. This is now the most common way in which SoCs are checked. Of course, power is an issue in traditional UVM environments, but they do not have built-in support for it.
This article is about how to enhance the verification capabilities of the low-power UVM environments using power-aware coverage models. Our scheme uses the meaning of Unified Power Format and captures power-aware coverage metrics in concord with power intent and changes in the power state. We use a case study of low-power SoC design that can be used in more than one place to test the proposed framework. We outline how our method facilitates the checking of the coverage, finding important verification gaps, and verifying power intent.
By running numerous simulations and coverage outcomes, it is demonstrated that power-aware UVM environments enhance significant confidence in the precision of the low-power designs and reduce errors in verification. The paper concludes by talking about how combining low-power assertions, machine learning-enhanced coverage closure, and formal verification could help future progress.
Keywords
UVM Low-Power Verification Power-Aware Coverage Unified Power Format (UPF) DVFS Power Gating Multi-Power Domains Functional Verification Coverage Closure Power Intent Validation
How to Cite This Article
APA Style:
Mudasir, T. (2025).
A comprehensive approach to low-power UVM verification using power-aware coverage models.
International Journal of Engineering & Tech Development, 2(5), 38-46.
References
[1] Keating, M., et al. (2007). Low Power Methodology Manual. Springer.
[2] Accellera Systems Initiative. (2023). Universal Verification Methodology (UVM) 1.2 user guide. Accellera.
[3] IEEE Standards Association. (2022). IEEE Std 1801-2022: Unified Power Format (UPF). IEEE.
[4] IEEE Standards Association. (2021). IEEE Std 1666-2021: SystemC language reference manual. IEEE.
[5] Martin, G., & Smith, B. (2009). Low-power design methodologies. Springer.
[6] Keating, M., Flynn, D., Aitken, R., Gibbons, A., & Shi, K. (2007). Low power methodology manual. Springer.
[7] Chakraborty, S., & Jerraya, A. A. (2012). Power-aware system-level design and verification. IEEE Design & Test of Computers, 29(4), 56–65.
[8] Shankar, N., & Jain, R. (2018). Power-aware functional verification using UVM. IEEE Design & Test, 35(3), 45–54.
[9] Gupta, P., & Chattopadhyay, S. (2020). Coverage-driven verification for low-power SoC designs. Microelectronics Journal, 98, 104731.
[10] Flynn, D. (2016). Power management techniques for modern SoCs. IEEE Computer, 49(6), 36–43.
[11] Churiwala, S., & Garg, S. (2011). System Verilog assertions and functional coverage. Springer.
[12] Lee, J., & Kim, H. (2019). Power-aware verification methodologies for advanced semiconductor nodes. IEEE Transactions on VLSI Systems, 27(9), 2034–2046.
[13] Narayanan, V., & Sapatnekar, S. (2014). Low-power verification challenges in nanometre designs. ACM Transactions on Design Automation of Electronic Systems, 19(4), 1–25.
[14] Accelerate Systems Initiative. (2020). Power-aware simulation using UVM and UPF. Accelerate Technical Report.
[15] Mishra, P., & Dutt, N. (2018). Power-aware embedded system design and verification. ACM Computing Surveys, 50(5), 1–38.
[16] Patel, A., & Mehta, K. (2021). Integrating power intent verification into UVM-based environments. Journal of Low Power Electronics and Applications, 11(2), 18.
[17] Ghosh, S., & Roy, D. (2022). Power-aware coverage models for low-energy SoC validation. Integration, 84, 1–12.
[18] Kumar, R., & Sen, S. (2023). Verification strategies for low-power designs using UVM and UPF. IEEE Access, 11, 74231–74245.
[19] Wang, Y., & Chen, L. (2024). Advanced power-aware functional coverage models for complex SoCs. Microprocessors and Microsystems, 98, 104927.